Sign In | Join Free | My uabig.com
uabig.com
Products
Search by Category
Home > Industrial Controls >

XC4VLX25-11SFG363I 500MHz 240 I/O IC FPGA

Categories IC FPGA
Brand Name: Xilinx Inc.
Model Number: XC4VLX25-11SFG363I
Certification: Lead free / RoHS Compliant
MOQ: 1 pcs
Price: USD 400~1000 pcs
Payment Terms: T/T, Western Union, Paypal, Trade Assurance, Credit Card
Supply Ability: 382 pcs
Delivery Time: 3-5 Day
Packaging Details: International Standard Packaging
Category: Programmable Logic ICs
Condition: Original 100%,Brand New and Original,New
Number of I/Os: 240 I/O
Product: Virtex-4
Package / Case: FBGA-363
Distributed RAM: 168 kbit
Embedded Block RAM - EBR: 1296 kbit
Maximum Operating Frequency: 500 MHz
Service: BOM Kitting
Lead time: In Stock,contact us
  • Haven't found right suppliers
  • Our buyer assistants can help you find the most suitable, 100% reliable suppliers from China.
  • And this service is free of charge.
  • we have buyer assistants who speak English, French, Spanish......and we are ready to help you anytime!
Submit Buying Request
  • Product Details
  • Company Profile

XC4VLX25-11SFG363I 500MHz 240 I/O IC FPGA

XC4VLX25-11SFG363I IC FPGA FBGA-363 240 I/O Virtex-4


Product AttributeAttribute Value
Xilinx
FPGA - Field Programmable Gate Array
Virtex-4
24192
240 I/O
1.2 V
- 40 C
+ 100 C
SMD/SMT
FBGA-363
Series:XC4VLX25
Brand:Xilinx
Distributed RAM:168 kbit
Embedded Block RAM - EBR:1296 kbit
Maximum Operating Frequency:500 MHz
Moisture Sensitive:Yes
Product Type:FPGA - Field Programmable Gate Array
Factory Pack Quantity:1
Subcategory:Programmable Logic ICs
Tradename:Virtex
Unit Weight:5.500445 oz

Summary of Virtex-4 FPGA Features


• Smart RAM Memory Hierarchy
- Distributed RAM
- Dual-port 18-Kbit RAM blocks
· Optional pipeline stages
· Optional programmable FIFO logic automatically remaps RAM signals as FIFO signals
- High-speed memory interface supports DDR and DDR-2 SDRAM, QDR-II, and RLDRAM-II.

• 1.2V Core Voltage

• Flip-Chip Packaging including Pb-Free Package Choices

• Programmable single-ended or differential (LVDS) operation
• Input block with an optional single data rate (SDR) or double data rate (DDR) register
• Output block with an optional SDR or DDR register
• Bidirectional block
• Per-bit deskew circuitry
• Dedicated I/O and regional clocking resources
• Built in data serializer/deserializer


The IOB registers are either edge-triggered D-type flip-flops or level-sensitive latches.
IOBs support the following single-ended standards:
• LVTTL
• LVCMOS (3.3V, 2.5V, 1.8V, and 1.5V)
• PCI (33 and 66 MHz)
• PCI-X
• GTL and GTLP
• HSTL 1.5V and 1.8V (Class I, II, III, and IV)
• SSTL 1.8V and 2.5V (Class I and II)


Quality XC4VLX25-11SFG363I 500MHz 240 I/O IC FPGA for sale
Send your message to this supplier
 
*From:
*To: CHUANGXINDA ELECTRONICS-TECH CO., LIMITED
*Subject:
*Message:
Characters Remaining: (0/3000)
 
Inquiry Cart 0